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Abstract: The capacitance of the charge collection node of a sensor system is an important pa-
rameter for the design of the analog front-end electronics. The analog front-end of high-granularity
sensors like for example hybrid pixel detectors need to be optimized for timing resolution, power
consumption, and electronics noise - parameters which all depend on the pixel capacitance. Current
pixel detector developments for the HL-LHC upgrade typically use silicon sensors with a pixel size
in the order of 50 × 50 µm2 which have a pixel capacitance of several tens of fF, depending on the
sensor geometry. We have developed a dedicated integrated circuit to be bump-bonded to a pixel
sensor, which allows for a precise pixel capacitancemeasurement by using charge-based capacitance
measurement. In this paper, we will describe the measurement method and the implementation
of the capacitance measurement chip (Pixcap65) and show measurement results of a planar pixel
sensor whose pixel capacitance is influenced by variations of the implant geometry.
Keywords: Hybrid detectors, Pixelated detectors and associated VLSI electronics, Front-end
electronics for detector readout, VLSI circuits
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1 Introduction
For the Large Hadron Collider (LHC) a luminosity upgrade from 1034 cm−2 s−1 to 1035 cm−2 s−1
(HL-LHC) is planned for 2026 [1]. This increase in luminosity requires an upgrade of the innermost
pixel tracking layers since they will be exposed to ten times higher hit rates and radiation levels. To
meet this challenge, a new generation of pixel sensors and read-out chips is being developed [2].
The increase in hit rate demands smaller pixels to cope with the high track densities. At the same
time thermal and mechanical constraints limit the allowed power consumption for the pixel layers.
Therefore on-chip analog and digital signal processing of the hit data has to be carefully optimized to
meet all performance specifications, including the power budget. The sensor capacitance influences
the performance of the analog front-end as follows:
The circuit analysis of a typical charge sensitive amplifier (CSA, see fig.1) shows that the
pixel capacitance 𝐶d, which loads the input of the CSA, influences the analog performance of a
detector system in terms of noise and timing behavior. Both the signal rise-time 𝜏r and the series
noise component 𝐸𝑁𝐶ser (the equivalent input referred noise charge caused by the flicker noise
and thermal noise of the input device [4]) are proportional to the capacitance 𝐶d. Also the charge
collection efficiency 𝐶𝐶𝐸 depends on 𝐶d [5]. These dependencies are expressed by the following
relations:
𝜏r ∝ 𝐶d
𝐶f · 𝑔m (1.1)
𝐸𝑁𝐶ser ∝ 𝐶d√
𝑔m
(1.2)
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𝐶𝐶𝐸 ≈ 𝐶f
𝐶d
𝐴0
+ 𝐶f
(1.3)
with the feedback capacitance 𝐶f , the input device transconductance 𝑔m, and the DC gain of
the pre-amplifier 𝐴0. Equations 1.1 and 1.2 show that for a given performance parameter a change
of 𝐶d can be compensated by adapting 𝑔m, which is proportional to the square root of the drain
current 𝐼d of the input device when operating in weak inversion, which is typical for analog front-end
designs in pixel detectors. As changing 𝑔m has a direct impact on the power consumption of the
pre-amplifier, it is necessary to have a precise knowledge of the input capacitance 𝐶d to be able to
design an analog front-end with optimum performance and power efficiency.
Cd 
Cf 
gm
t 
Vout 
τr 
Sensor CSA 
ENC 
Figure 1. Simplified equivalent circuit of a charge sensitive amplifier (CSA) connected to the n-side of
a charge collecting diode of the sensor. The parasitic capacitance 𝐶d at the input of the CSA is typically
dominated by the junction capacitance of the charge collection electrode. Also shown are the input referred
(series) noise source ENC and the output waveform with finite rise-time 𝜏r in response to an ideal charge
signal. The transconductance 𝑔m of the CSA input device plays a central role in optimizing the noise and
timing performance in the presence of the input capacitance 𝐶d.
The capacitance of the sensor collection node depends on various parameters (implant geome-
try, isolation distances, doping density, etc.) which have to be optimized with respect to the charge
collection efficiency - in particular after radiation damage - and the breakdown voltage which limits
the maximum depletion bias. The discussion of these issues is beyond the scope of this publication.
However, different collection node geometries will be briefly described in Chapter 4.
A typical sensor pixel with the size of 50 × 50 µm2 has a capacitance in the order of a few
tens of fF. Thus, a direct measurement, for example with an LCR meter, is challenging since the
parasitic capacitance of the measurement connection usually an order of magnitude larger than the
capacitance to be measured. Nevertheless, in [6] sensor pixel test structures have been characterized
with a total measurement error of 5 fF using an LCR-meter, low parasitic capacitance probes, and a
shielded probe station setup. However, one drawback of that approach is that such a setup requires
dedicated sensor pixel test structures. In addition, only few pixels per structure (mostly only one)
can be characterized that way. To overcome these limitations, we developed a dedicated integrated
circuit (Pixcap65) that can be bump-bonded directly to any pixel sensor with a bump pitch of
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50×50 µm2. In particular, the pixel matrix can be of any size and its design does not need dedicated
features to enable the capacitance measurement.
In section 2, we will introduce the measurement method and in section 3 we will explain how it
is implemented in the Pixcap65 chip. The test sensor we used as a device under test is described in
section 4 and finally the measurement results of the test pixel sensors bump-bonded to the Pixcap65
chip will be presented in section 5.
2 Measurement Method
The pixel capacitance measurement implemented in the Pixcap65 chip makes use of the charge-
based capacitance measurement method (CBCM) [3], which is schematically shown in Figure 2.
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Figure 2. Equivalent circuit diagramdescribing the charge-based capacitancemeasurementmethod. Periodic
non-overlapping switching of SW1 and SW0 generates charge and discharge currents across the capacitance
𝐶d while only the average charge current that flows from the voltage source 𝑉in is measured. The relation
between the average charge current, the switching frequency and the DC voltage facilitates the extraction of
the capacitance value.
The basic measurement scheme consists of two switches SW0 and SW1, a constant voltage
supply𝑉 , a DC current meter, and the capacitance to be measured. SW0 and SW1 are controlled by
a non-overlapping clock sequence, which periodically charges the capacitance 𝐶d to the voltage 𝑉in
(SW0 open, SW1 closed) and discharges to ground (SW0 closed, SW1 open). Since the charge and
discharge currents have different paths, the average charge current 𝐼avg can be measured separately
with a DC current meter. With switching frequency 𝑓 and voltage 𝑉in, the capacitance value can be
evaluated as:
𝐶d =
𝑄
𝑉in
=
∫ 𝑇
0 𝑖(𝑡) d𝑡
𝑉in
=
1
𝑇
∫ 𝑇
0 𝑖(𝑡) d𝑡
𝑓 · 𝑉in =
𝐼avg
𝑓 · 𝑉in . (2.1)
Any additional parasitic current source (sensor leakage current, sub-threshold leakage of the
switches) will cause an offset in the measurement. To avoid this systematic error, the capacitance
is derived by measuring the current 𝐼avg as a function of the switching frequency 𝑓 and applying a
linear fit to the measured data. The capacitance is then given by the slope of 𝐼avg( 𝑓 ) divided by the
applied voltage 𝑉in :
𝐶d =
d𝐼avg( 𝑓 )
d 𝑓
· 1
𝑉in
(2.2)
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Other systematic errors could be introduced by the on-resistance 𝑅on of the switches. Combined
with the capacitance, the on-resistance introduces a first-order low-pass filter with a time constant
𝜏 = 𝑅on ·𝐶d, which leads to finite charge and discharge times. To minimize this error, the maximum
switching frequency (i.e., the minimum pulse width of the non-overlapping clock) has to be limited
to allow charge and discharge voltages across 𝐶d to settle to the required precision. On the other
hand, the switching frequency must not be too low in order to allow for a reasonable precision of
the current measurement (see section 5 for a more detailed discussion of the systematic errors).
3 Implementation of the Pixcap65 Chip
The Pixcap65 chip is an integrated circuit fabricated in a 65 nm CMOS technology. Its concept is
similar to a previous chip implementation which was designed to be compatible with sensors with
a pixel size of 50 × 250 µm2 [8]. The Pixcap65 chip has a 40 × 40 pixel matrix with a 50 × 50 µm2
pitch. This pitch makes the Pixcap65 chip compatible with planar and 3D sensors which are
designed for the hybrid-pixel read-out chips of the HL-LHC upgrades of the ATLAS and CMS
experiments at CERN. The pixel cell as shown in Figure 3 consists of an array of switches, a control
logic, and a bump pad to connect to a sensor pixel. The basic switch configuration to measure the
total pixel capacitance only, as shown in Figure 2, is realized by a PMOS transistor M3, which
charges the capacitance under test via the global voltage line VM3 and an NMOS transistor M0 to
discharge the capacitance to ground. The transistors are switched via the global clock lines CLK3
and CLK0 respectively. The Pixcap65 chip has two additional sets of clock lines, voltage lines,
and switch transistors (CLK1, VM1, M1, and CLK2, VM2, and M2) which enable more advanced
measurements. The pixel control logic, which is programmed via a shift register, configures the
connection between clock lines and switches for each pixel. This allows each pixel to either be
toggled by a selective connection of the switch transistors to their corresponding clock net or to
have a permanent connection to one of the potentials VM3, VM2, VM1 or ground. By choosing
an appropriate pixel configuration and clock sequence, not only the total pixel capacitance can be
measured but also displacement currents and thus the coupling between pixels can be resolved.
Electrically the pixels are grouped in columns as shown in the chip organization sketch in
Figure 4. Each pixel column has an end-of-column block (EOC) which controls the connection
of the column-level voltage lines to the global voltage lines VM[3:1]. These additional (static)
switches reduce loading of the voltage lines with leakage current from pixels in columns that are not
active in a current measurement. Apart from the bump-bondable 40× 40 pixel matrix, the chip has
one additional pixel row at the bottom of the matrix. Its cells are connected to internal capacitors
of various sizes which can be used for testing the chip without a sensor connected. A few of these
extra pixels have an open output which facilitates an extraction of the parasitic capacitance of the
bare switch circuit.
4 Design of the Test Sensor Device
To evaluate the performance of the Pixcap65 chip, we used a sensor prototype which was designed
with variations in the sensor node geometry and thus varying pixel capacitances. This sensor is a
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Figure 3. Simplified circuit diagram of the Pixcap65 pixel cell. Each pixel has four MOS transistor switches
which can be programmed to toggle the potential of the capacitance connected to the bump pad. The voltage
levels are defined by the lines VM[3:1] and ground while the toggling sequence is controlled via the clock
lines CLK[3:0].
Figure 4. Organization of the Pixcap65 chip (left) and photograph of a bare chip mounted on a test PCB
(right). The chip has a size of 2040 × 3068 µm2. A matrix of 40 × 40 pixels has bump pads to be connected
to a sensor. An additional row of pixels without or with unconnected bump pads is located at the bottom
of the matrix whose cells are used for testing and calibration. An SPI bus (SDI, SCK, LOAD, and SDO) is
used for chip/pixel configuration. Up to four externally generated clock sequences can be transmitted over
the global clock lines CLK[3:0] while the voltage lines VM[3:1] connect to external source monitoring units
which generate the constant charge and discharge potentials and measure the resulting currents.
planar n+-on-n type and has 64 × 64 pixels with 50 × 50 µm2 pixel size and a p+-implant grid ("p-
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stop") for inter-pixels isolation. Two basic parameters of the collection electrodes have variations
in the design: The width of the n-implant and its depth. The aim of this design is to study how
much the pixel capacitance can be reduced without affecting the charge collection performance
which has been analysed in [7]. Figure 5 shows the simplified cross section of a sensor pixel cell.
The p-implants define the pixel border and provide isolation between neighboring n-type charge
collection nodes. While the distance between these p-type boundaries, and thus the pixel size, is
kept constant the size and the depth of the n-implant is parameterized: The size of the n-implant is
varied from 30 × 30 µm2 to 15 × 15 µm2 in four steps. Also the n-implant depth has two variants: a
standard n-implant (nw), and a deeper n-implant using an n-well extended by a deep n-well (dnw).
All possible eight variants are implemented on the pixels sensor. Since the Pixcap65 chip has
40×40 pixels it cannot cover the full sensor area of 64×64 pixels. However, the relative placement
is chosen such that the Pixcap65 chip is connected to sensor pixels of all eight variants (see Figure
6).
Figure 5. Simplified cross section of a sensor pixel cell (metal layers are not shown). The n-type charge
collection node is varied in depth (nw only or nw plus dnw implants) and implant width (30, 25, 20 and
15 µm). The p+ inter-pixel isolation ("p-stop") has a width of 4 µm.
5 Measurement Results
Measurements have been made with different assembly types: bare Pixcap65 chips with and
without solder bumps, and chips assembled with the test sensor described in section 4. Before the
measurement results are presented, the main error sources of the measurement will be discussed.
5.1 Measurement Errors
The accuracy of the sensor capacitance measurement is limited by two main contributions: the
measurement error of the capacitance measurement and the dispersion of an offset correction. The
first contribution depends on the error of the parameters of equation 2.1 (the voltage amplitude of
the charge/discharge cycle, the current measurement, and the clock frequency), which define the
error of the slope in relation 2.2 and thus the measurement error of the total capacitance (i.e. the
sensor capacitance plus the parasitic capacitance of the switch circuit). The second and dominating
error contribution (as will be shown below) comes from the offset correction, which is necessary
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Figure 6. Photograph of the Pixcap65 chip with attached test sensor on top (left) and organization of the
pixel regions within the test sensor (right). The edge pixels are all of the same type (nw-implant only with
30 × 30 µm2 implant size). Pixcap65 chip and sensor are flip-chipped such that the active area of the chip
is aligned with the lower right corner of the sensor. The available sensor has a size of 64 × 64 pixels and
therefore extends over the Pixcap65 chip.
to suppress the parasitic capacitance from the switching circuit and its wiring. Inherent process
variations of the CMOS technology lead to a dispersion of this parasitic capacitance, thereby
limiting the accuracy of the absolute pixel capacitance measurement.
Clock frequency: The clock oscillator which is used as a frequency reference has a precision of
150 ppm. The error on the frequency can therefore be neglected compared to the other sources.
Current measurement: The measurement accuracy of the source-measurement-unit (Keithley
2410) is 0.029% + 300 pA at the 1 µA range. This error is taken into account for the fit of a linear
function to the current values measured as a function of the clock frequency.
Voltage level: The error of the voltage output of the source monitoring unit is 0.02% + 600 µV at
the 2V output range, which is negligible. More important is the discussion of the systematic error
resulting from the finite settling time 𝜏 given by the on-resistance 𝑅on of the switches and the total
capacitance 𝐶d. A too high clock frequency (i.e. a too narrow pulse width of the non-overlapping
clocks) would reduce the voltage amplitude across the capacitance and thus underestimate the
capacitance value (see Figure 7). For example, to keep the contribution of the settling error below
1% (0.1%) the charge and discharge pulse width has to be larger than 5𝜏 (7𝜏). To access the value
of 𝑅on, the charge current into one of the large test capacitors (𝐶 = 220 fF) has been measured
as a function of the charge and discharge pulse width at a constant switching frequency of 1MHz
(Figure 8). The resulting curve resembles the resistive charge-up of the capacitor and an exponential
fit yields 𝜏 = 11.7 ns and thus 𝑅on = 53 kΩ. With these numbers the settling error at a maximum
switching frequency of 4MHz is below 1% (0.1%) for capacitance values of up to 250 fF (170 fF).
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Figure 7. Measurement of the displacement current as a function of the clock frequency. For large
capacitances and high frequencies the deviation from a linear behavior becomes apparent when charge and
discharge times approach the RC time constant given by the on-resistance of the switches and the measured
capacitance.
Figure 8. Measurement of a large test capacitor (220 fF) at a constant frequency of 1MHz as a function of
the charge and discharge pulse width. The resulting time constant of 11.7 ns yields 𝑅on = 53 kΩ.
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Process variations: The systematic error introduced by the correction of the parasitic capacitance
of the switch circuit is more difficult to access. The total capacitance measured with the described
method is the sum of the capacitance under test (the sensor pixel capacitance) and the parasitic
capacitance of the switch circuit itself. Process variations and finite matching of devices in CMOS
processes lead to a dispersion of the circuit parameters that influence the parasitic capacitance. The
result is a dispersion of the measurements across a pixel matrix as well as a dispersion of the pixel
matrix average from chip to chip. Since the circuit parasitic capacitance can only be accessed with a
Pixcap65 chip without sensor, a sensor measurement from a Pixcap65 chip with sensor suffers from
a systematic error given by the dispersion of the parasitic capacitance. While the pixel-to-pixel
dispersion within a chip is in the order of 0.05 fF and 0.03 fF for chips with and without bumps,
respectively (see Fig. 9 and 10), the spread of the average from chip to chip is larger. Since only a
small number of samples (8 chips in total) was available, we estimated the error due to chip-to-chip
dispersion to be about 0.3 fF (see also Table 1), which defines the calibration error of the parasitic
switch capacitance (offset calibration) for the further sensor measurements.
In summary, it can be concluded that the accuracy of the sensor pixel capacitance measurement
— comparing all its contributions stated above — is dominated by the inherent process variations
of the CMOS technology resulting in an uncertainty of the parasitic capacitance calibration of about
±0.3 fF.
Figure 9. Distribution of the pixel capacitance of the bare chips without bumps.
5.2 Bare Chip
Bare chips (with andwithout solder bumps) have beenmeasured to evaluate the parasitic capacitance
of the measurement circuit in the pixel which would overestimate the sensor capacitance in the
measurement if not corrected for. This parasitic capacitance of the circuit is mainly caused by the
gate-drain capacitance of the switches, the wiring between switches and bump pad, and the bump
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Figure 10. Distribution of the pixel capacitance of the bare chips with bumps.
pad itself. Measurements of the capacitance of bare pixel circuits (without solder bumps) show an
average capacitance of 𝐶bare = (12.18 ± 0.29) fF (average of all pixels, see Figure 9 and Table 1).
The histogram in figure 10 shows the capacitance distributions of chips with attached solder bumps.
The average capacitance of these samples is 𝐶bare+bump = (14.89 ± 0.17) fF. This common offset
value is used for the correction of all following measurements of sensor assemblies.
Table 1. Measured capacitance values of the Pixcap65 samples. The switch and test capacitances are
measured for all available samples including four assemblies with sensors.
Capacitance type No. samples No. cells/sample 𝐶avg [fF] 𝐶sigma [%]
Switch only 11 9 4.45 ± 0.03 0.66
Switch + test capacitor 11 10 12.58 ± 0.13 1.01
Switch + pixel w/o bump 3 1600 12.18 ± 0.29 2.34
Switch + pixel w/ bump 5 1600 14.89 ± 0.17 1.11
5.3 Pixel Sensor Measurements
Four samples of Pixcap65 chips flip-chipped to the test sensor described in section 4 are used for
pixel capacitance measurements. The only difference in the samples is the thickness of the sensor
substrate, which is available in 100 µm and 200 µm. The applied bias voltage is 𝑉bias = −80V to
ensure that the sensor volume is fully depleted.
Total pixel capacitance: For the measurement of the total pixel capacitance - which is the sum
of the contributions from coupling to the neighbor pixels, the backside and the p-stop implant - the
matrix is scanned with one pixel toggled and its current measured at a time while all other pixels
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are held static (connected to ground). The configuration is shown as a simplified sketch in Figure
11 on the left.
Inter-pixel capacitance: To access the inter-pixel capacitance, the additional switch resources
of the pixel circuit (see Figure 3) are used to toggle the neighbor pixels with the same timing and
amplitude as the active pixel without their current added to the measured current. The configuration
is shown in Figure 11 on the right. Since this mode cancels the displacement current between the
active pixel and its neighbors, their mutual capacitance (𝐶11, 𝐶12, 𝐶13, and 𝐶14) is suppressed in the
measurement. Thus, the measured capacitance in this mode - summarized as 𝐶10 - is the difference
of the total capacitance and the sum of the coupling capacitances to the neighboring pixels.
C10 
C11 
C12 
C13 
C14 
0 0 
0 
0 0 0 
0 0 
C10 
C11 
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C14 
Figure 11. Configuration for pixel total capacitance measurement (left) and configuration for suppression
of the neighbor pixel capacitance (right). For the total pixel capacitance measurement, the central pixel is
toggled and the resulting current measured while all neighboring pixel are connected to ground. In order to
suppress the coupling to the neighboring pixels, they are toggled simultaneously with the central pixel. Thus,
only 𝐶10 contributes to the measured charge current of the central pixel. For better readability, the diagonal
coupling capacitances have been omitted.
In Figure 12 a 2D map of the measured total sensor pixel capacitances of sample 1 is shown.
The different implantation areas can be clearly distinguished from each other. The pixel in the lower
right corner is connected to a wire bond test pad, which leads to much higher capacitance. For the
analysis this pixel was neglected. The sharp transitions indicate that the capacitance is dominated
by the coupling between the n+-implant of the pixel electrode and the p+-implant of the isolation
grid. If the pixel-to-pixel capacitance was the dominating contribution, the transitions between the
differently implanted areas would be more blurred. The results of the total pixel capacitance and
the inter-pixel capacitance measurements are summarized in Table 2. The accuracy of the absolute
capacitance values (total capacitance) is limited by the process variation discussed in section 5.1
(estimated to be 0.3 fF). The error on the absolute inter-pixel capacitance is much smaller since it is
a relative measurement where the error contribution of the parasitic capacitance correction cancels
out. The standard deviations in Table 2 are calculated from the distribution of four analyzed sensor
assemblies.
– 11 –
Figure 12. 2D map of the sensor pixel capacitance of sample 1.
Table 2. Summary of the measured sensor pixel capacitances of different implantation types of the
Pixcap65/test-sensor assemblies. Listed are the total pixel capacitance 𝐶total and the capacitance between
two neighboring pixels 𝐶pix−pix (mean values from four measured assemblies).
Implant Columns Rows 𝐶total [fF] 𝐶pix−pix [fF]
nw15_50 32-39 33-40 12.42 ± 0.15 0.20 ± 0.02
nw20_50 24-31 33-40 14.62 ± 0.14 0.26 ± 0.02
nw25_50 16-23 33-40 17.84 ± 0.13 0.35 ± 0.02
nw30_50 1-15 33-40 23.46 ± 0.13 0.47 ± 0.03
dnw15_50 32-39 2-32 14.39 ± 0.16 0.27 ± 0.02
dnw20_50 24-31 2-32 17.51 ± 0.14 0.38 ± 0.03
dnw25_50 16-23 2-32 22.09 ± 0.13 0.54 ± 0.03
dnw30_50 1-15 2-32 29.98 ± 0.13 0.80 ± 0.03
These measurements reveal that the sensor pixel capacitance increases with the width and
depth of the pixel implantation, as expected. For identical implant dimensions, compared to the
n-well implantation, the deep n-well flavour has a higher capacitance. No influence is seen due
to the different thicknesses (100 µm and 200 µm) of the four analyzed sensor assemblies. This
shows that the contribution of the pixel-to-back-plane capacitance is negligible since the sensor
thickness is large compared to the lateral isolation distances between the implantations. We also
note that the coupling between neighboring pixel implants is very small. The ratio between 𝐶pix−pix
and 𝐶total is between 0.016 and 0.026. This implies that the by far dominating contribution to the
pixel capacitance comes from the coupling to the p-stop implant. Other sensor types might behave
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differently, depending on the type of inter-pixel isolation, the use of a bias grid (the test sensor has
no bias grid) and other layout details.
6 Summary
In this paper we describe a pixel chip (Pixcap65) implementing the Charge-Based Capacitance
Measurement (CBCM) method to precisely measure the capacitance of a pixel sensor. The chip can
be flip-chip mounted to any pixel sensor with 50 µm × 50 µm pitch and facilitates a measurement
of the total pixel and inter-pixel capacitances with sub-femtofarad precision using a simple desktop
test setup. As a test device, the pixel capacitance of a planar n+-on-n sensor with variations in
the implant geometries was analyzed. It shows pixel capacitance values in the range of 12.42 fF
to 29.08 fF. The accuracy of the pixel capacitance measurement is estimated to be 0.3 fF, limited
by the dispersion of the parasitic capacitance due to the inherent process variations of the CMOS
technology.
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